It appears that CM's intent with the F18A core is to create an extremely low power processor that scales the number of cores to the complexity of the problem being addressed -- look at the reference sheets about what the requirements are to maintain core states.

The design makes more sense when you stop trying to think of it as an ARM or AVR competitor, and more like a replacement for FPGA's.