100% spot on assessment! Wirth thought ahead well enough last time in making it modular and simple enough to easily port. They thought even better by putting it on a FPGA. And also with CPU and components simple enough to implement on ASIC with old node (350nm or 180nm). That's inexpensive enough to be crowd-funded.

Need the I/O stuff, etc to be implemented for the node, too, though...